• College Of Pharmacy
  • Suttur Kshetra
  • JSSMVP
  • Virtual Campus Tour
  • ERP
  • RESULT
  • FEE STRUCTURE
  • Online Fee Payment
JSS MAHAVIDYAPEETHA

    JSS Academy of Technical Education, Noida

Approved by All India Council for Technical Education (AICTE), New Delhi. UG programs are Accredited by National Board of Accreditation (NBA), New Delhi. Affiliated to Dr APJ Abdul Kalam Technical University, Uttar Pradesh, Lucknow
  logo2 logo2
logo2 logo2

M.Tech VLSI Design and Embeded System Department

M.Tech VLSI Design and Embeded System Department

Block C

Introduction

Message From HOD

hodimage

Dr. Siddesh G.K

Associate Professor & HOD

The Department of Electronics and Communication Engineering is one of the dynamic dept. of the institute. It bequeaths students with the capability to apply knowledge for working proficiently in multidisciplinary teams. The department also bestow with leadership and technical expertise, and practice engineering with ethical approaches. We not only aims to make students technically sound and knowledgeable but also to nurture their wisdom and make them a better and responsible human being. I hope that we will continue to deliver our best to serve the society and mankind. I am happy to inform that majority of our students are placed in Core companies and IT sectors. Good number of students are pursuing higher education abroad.

Vision

Enable the students to achieve academic excellence at par with premier institutes and to meet the requirements of industry and research in the field of Electronics and Communication Engineering.

Mission

  • M1. Orient the students to meet global challenges in the field of Electronics and Communication Engineering with state-of-the-art facilities and excellent teaching- learning process.
  • M2. Impart knowledge in the emerging areas through industry-institute interaction, seminars, workshops, and conferences.
  • M3. Provide a strong foundation in core subjects to enable the students for continuous learning and research.
  • M4. Facilitate students for soft skills and professional ethics.
# Program Educational Objectives
Graduates will be able to:
PEO - 1 Graduates will be able to apply fundamental engineering, scientific and mathematical concepts to solve practical problems.
PEO - 2 Graduates apply the knowledge gained to solve complex problems in emerging technologies of Electronics Engineering and allied areas. Graduates develop innovative ideas leading to research and product development.
PEO - 3 Graduates exhibit high professional ethics with human values and social responsibilities.
# Program Specific Outcomes
PSO - 1 Solve the Engineering problems of Electronics & Communication Engineering in VLSI design, Embedded Systems, Communication Engineering, Power Electronics and Control Systems
PSO - 2 Demonstrate the programming skills using assembly & high level languages to solve Engineering problems.
PSO - 3 Design, realize & validate the Electronic systems.
# Program Outcomes
PO - 1 Engineering Knowledge: Apply the knowledge of mathematics, science, engineering fundamentals ,and an Engineering specialization to the solution of complex engineering problems
PO - 2 Problem analysis: Identify, formulate, research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
PO - 3 Design/development of solutions: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
PO - 4 Conduct investigations of complex problems: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
PO - 5 Modern Tool Usage: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modelling to complex engineering activities with an understanding of the limitations.
PO - 6 The Engineer and Society: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal, and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
PO - 7 Environment and Sustainability: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
PO - 8 Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
PO - 9 Individual and Team Work:Function effectively as an individual, and as a member or leader in diverse teams, and in multi disciplinary settings.
PO - 10 Communication: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
PO - 11 Project Management and Finance: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one’s own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
PO - 12 Life-long learning: Recognize the need for, and have the preparation and ability to engage in dependent and life-long learning in the broadest context of technological change.

The Department Advisory Board comprises, Principal, HOD, faculty, academia, industry, alumni and student representatives. The committee will review and suggest improvements in academic areas, placements, consultancy, research and industries collaboration.


# NAME WITH DESIGNATION CATEGORY

1

Prof. MRITYUNJAYA V. LATTE

Principal

JSSATEB

Internal Academician Chairman

2

Dr. Siddesh G K,

Associate Professor. & HOD

JSSATEB

Internal Academician Convener

3

Dr. B G Shivaleelavathi,

Professor,

JSSATEB

Faculty Member

4

Dr. Aravind H S,

Professor

JSSATEB

Faculty Member

5

Dr. P M Shivakumarswamy,

Professor,

JSSATEB.

Faculty Member

6

Dr. S T Veerabhadrappa,

Associate Professor,

JSSATEB

Faculty Member

7

Dr. Gurumurthy,

Professor, Dept. of ECE,

DSCE, Bengaluru

External Academician

8

Mr. Sundar,

Senior Technical Manager,

Samsung Electronics Ltd., Bengaluru

Industry

9

Dr. Omkar,

Chief Research Scientist,

Dept. Aerospace Engineering, IISC, Bengaluru

Industry

10

Mr. Yeshwant Jembige

Parent representative

11

Mr. Umashankar

Parent representative

12

Mr. Abhilash S C, Nokia Network

Alumni

13

Mr. Deepak Matad, BARC

Alumni

14

Mr. Pradeep, Intel-FICE

Alumni

15

Ms. Divyashree

Student

16

Mr. Akshay

Student

17

Ms Maria D Silva

Student

Program Assessment Committee

Program Assessment Committee – PAC is constituted to assess the academic process of the program. The following are the roles of the Program Assessment Committee:

  • Assist in framing Course Outcomes and mapping COs to POs / PSOs
  • Contribute in the Teaching Learning Process of the program
  • Suggest the additional assessment techniques other than CIE
  • Verify the course and program attainment process
  • Verify the action plans and their attainment in each course

PAC comprises: HoD as the chairman, Two Senior Faculty members as members and one convener.

1. Dr. Siddesh G K ( HOD ) - Chairman

2. Dr. Shivakumarswamy P.M ( Professor ) - Member

3. Dr. Saroja S.Bhusare ( Associate Professor ) - Member

4. Mrs. M Kavitha ( Asst. Professor ) - Convener

Funded Research:

Sl. No. Project Title Duration Funding Agency Amount
2019-2020
1 Establishment of Renewable Smart
Grid Laboratory
Dr. Mallikarjuna Swamy S, Assoc
Prof., ECE Dept., JSSATEB
Dr. Siddesh G.K
Assoc. Prof. & HOD,
ECE Dept., JSSATEB
2 years VGST under K-FIST L2 30 ,00,000/- (15,00,000/- per year)
2018 – 19
1 A Novel Effective Clusters Algorithm Against Fault Data Injection Attack in Smart Grid Using IoT
Dr. Mallikarjuna Swamy S, Assoc
Prof., ECE Dept., JSSATEB
Dr. Siddesh G.K
Assoc. Prof. & HOD,
ECE Dept., JSSATEB
Prakyath D, Asst. Prof., EEE Dept.,
SJBIT, Bengaluru
Sharmila N, Asst. Prof., EEE Dept.,
RNSIT, Bengaluru
1 years VTU TEQIP competitive Research Grant 1,50,000/-

Sl. No. Name Qualification Designation Specialization DOJ Exp Yrs Nature of Association Profile Email Id
1 Dr. Mrityunjaya V. Latte B.E , M.E. , Ph.D. Professor & Principal Image and Signal Processing 22/01/2010 33 REGULAR Click Here principal1@jssateb.ac.in
2 Dr. Aravind H S B.E. M.Tech. , Ph.D. Professor Fault Tolerance and Signal Processing 30/10/2014 22 REGULAR Click Here aravindhs@jssateb.ac.in
3 Dr. Shivakumarswamy P.M B.E. M.E Ph.D. Professor Image Processing 20/12/2000 28 REGULAR Click Here pmshivakumaraswamy@jssateb.ac.in
4 Dr. Siddesh G.K B.E, M.Tech. , Ph.D. Associate Professor & HOD Mobile Ad-Hoc Networks 22/09/2014 21 REGULAR Click Here gksiddesh@jssateb.ac.in
5 Dr. Veerabhadrappa S.T B.E, M.Tech. , Ph.D. Associate Professor Biomedical Signal Processing 20/12/2000 25 REGULAR Click Here veerabhadrappast@jssateb.ac.in
6 Dr. Usha S.M B.E, M., Ph.D. Associate Professor VLSI Design and Communication 19/01/2004 22 REGULAR Click Here ushasm@jssateb.ac.in
7 Dr. Saroja S.Bhusare B.E,M.E ,Ph.D. Associate Professor Low Power VLSI Design 28/01/1999 20 REGULAR Click Here sarojasbhusare@jssateb.ac.in
8 Dr. Poornima N B.E, M.Tech, Ph.D. Associate Professor Low Power VLSI Design 27/08/1998 22 REGULAR Click Here poorniman@jssateb.ac.in
9 Mrs. Shubha B B.E ,M.Tech , Ph.D.(Pursuing, VLSI Design) Assistant Professor VLSI Design and Embedded Systems 11/09/2006 22 REGULAR Click Here shubhab@jssateb.ac.in
10 Dr. Thejaswini P B.E, M.Tech, Ph.D. Assistant Professor VLSI Design and Embedded system design 31/8/2007 13 REGULAR Click Here thejaswinip@jssateb.ac.in
11 Mrs.Suguna G.C B.E, M.Tech, Ph.D. (Pursuing, Biomedical Signal Processing) Assistant Professor Digital Electronics and Communication 31/8/2007 13 REGULAR Click Here sugunagc@jssateb.ac.in
12 Mr. Ravikumar K.P B.E. ,M.Tech, Ph.D.(Pursuing) Assistant Professor VLSI Design and Embedded system Design 3/9/2007 14 REGULAR Click Here ravikumarkp@jssateb.ac.in
13 Mrs. Anuradha M.G B.E(ECE), M.Tech., Ph.D.(pursuing) Assistant Professor VLSI Design and Embedded system design 21/01/2009 18 REGULAR Click Here anuradhamg@jssateb.ac.in
14 Mrs. Sunita L Shirahatti B.E. M.Tech. , Ph.D.(pursuing) Assistant Professor VLSI Design an Embedded system Design 27/07/2011 19 REGULAR Click Here sunithalshirahatti@jssateb.ac.in
15 Mrs. Neela A G B.E, M.Tech. ,Ph.D.(Pursuing, Image Processing & VLSI) Assistant Professor VLSI Design and Embedded system Design 02/10/2016 9 REGULAR Click Here neela_guruswamy@jssateb.ac.in
16 Mrs. Anu H B.E., M.Tech. Ph.D.( Pursuing, Signal Processing ) Assistant Professor VLSI and Signal Processing 03/10/2016 8 REGULAR Click Here anuh@jssateb.ac.in
17 Mrs. Shilpa B.E, M.Tech Assistant Professor VLSI Design and Embedded system Design 5/9/2019 3 REGULAR Click Here shilpapatil@jssateb.ac.in
18 Mr.Mahendra H N B.E, M.Tech. , Ph.D.(Pursuing, Remote sensing and VLSI) Assistant Professor Digital Electronics and Communication 5/9/2019 10 REGULAR Click Here mahendrahn@jssateb.ac.in
19 Mrs. Spandana Shashikumar B.E, M.Tech Assistant Professor Network and Internet Engineering 6/9/2019 6 REGULAR Click Here spandanas@jssateb.ac.in
20 Mrs. Ashwini Dasare B.E, M.Tech Assistant Professor Digital Electronics and Communication 7/9/2019 6 REGULAR Click Here ashwinidasare@jssateb.ac.in
# NAME QUALIFICATION DESIGNATION Exp in Yrs Email id
1 Anjala.P PUC Attender 15 anjalap@jssateb.ac.in

Placements

Industry Institute Interaction

The department has signed MoUs with the following organizations

LIST OF MOUS COMPANY 2020-21

1. M/s Digital Shark Technology, (Established industry Tie-up lab in the Dept.:-TI Innovation Lab)

2. M/s Apsis Solutions

LIST OF MOUS COMPANY 2019-20

1. M/s Digital Shark Technology, (Established industry Tie-up lab in the Dept.:-TI Innovation Lab)

2. M/s Apsis Solutions

3. M/s Renalyx Pvt. Ltd

LIST OF MOUS COMPANY 2018-19

1. M/s Texas Instruments through M/s Digital Shark Technology Pvt. Ltd

2. M/s Apsis Solutions

3. M/s Renalyx Health Systems Pvt. Ltd.

4. M/s Kanada Technologies

LIST OF MOUS COMPANY 2017-18

1. M/s Apsis Solutions

2. M/s Kanada Technologies

3. M/s Livewire

4. M/s Electronics For You (EFY)

LIST OF MOUS COMPANY 2016-17

1. M/s Texas Instruments

2. M/s Apsis Solutions

3. M/s Kanada Technologies

4. M/s Livewire

5. M/s Electronics for You (EFY)

Industry Collaboration: Department also has industry collaboration with M/s FICE Vodafone. The company is conducting seminars and updating student with the new trends in industry.

1. Accenture Hack Diva Contest

2. L&T - Corporate Challenge

3. Ericsson - Corporate Challenge

4. Google Kick Start

5. Career360 - National Engineering Challenge Contest

6. TCS _ Tech Bytes - IT Quiz Contest (all branches and all semesters)

7. STEPATHON - National English Contest

8. Organized a Competition – Think India, Transform India-Themes 2016-2017 Batch in association with Welingkar Institute of Management (WeSchool), Bengaluru on 15th Feb 2016.

9. IMS Seminar for 6th Sem IEM,MECH, MBA Students.

10. FDP program was organized by M/s Cognizant at CTS office

11. Aptitude/Technical Training for 2017 Batch students on 25th July to 2nd Aug 2016.

12. Hong kong University Team visited our College for briefing students regarding opportunity of higher studies at Hong Kong for 2017 batch students.

13. Seminar for 2018 batch students- General Awareness on IT Industry & changing trends, technology shift & skills required for better paying jobs - by NIIT, Bengaluru

14. Seminar on Embedded systems & IoT for 5th sem E&C & IT students - Using MSP430 along with Internship opportunity during vacation.

15. Seminar from Oracle HR Team for 2018 Batch girls students only regarding building effective CV.

Seminars and Workshops Organized

Sl. No. Module description Any other contributory institute/ industry Developed/ organized by Duration Resource persons Target audience Usage and citation, etc.
1 A three day workshop on "Design Verification using Verilog and System Verilog" M/s. EDULIFE India, (A Leading Research and Innovation Driven Institution) Dr. B G Shivaleelavathi, Prof. ECE Department 26th & 27th November 2015 and 11th December 2015 Sanju Singh,Project Manager, Edulife India Mulla Syed, Head System Verilog, Edulife India Praveen Tripathi, Technical Director, Edulife India 1st and 3rd semester M.Tech Students (VLSI Design and Embedded Systems)
  • Students learn fundamentals of Verilog and System Verilog.
  • At the end of three days student will be in a position to develop the verification plan after structured study of design specification.
  • The student will also develop the verification architecture and also the test bench of the basic design protocols. www.edulifeindia.com
2 VLSI Design Course:
  • Layout Design
  • Physical design
Kanada Technologies (inspiring innovations…) Kuldev, 2-104/14A, Gandhiji Road, Mary Hill, Mangalore, Karnataka-575008 Dr. B G Shivaleelavathi, Prof. ECE Department 4 months 18th January to 18th May 2013 Mr. Narasimha Kamath, Mr. Ravi Siddanath and team Kanada Technologies M.Tech students (VLSI Design and Embedded Systems)
  • Theory and lab exercises for the course will be useful for UG & PG students to carry out their final year projects.
  • The training will prepare the students for the industry requirements.
  • Resume review and resource for interview preparation.
  • Off campus placements: till now around 4 students are placed in core electronics /VLSI industries. Slides & documents shared at: www.kanadatech.com
View More
Sl. No University Seat Number Name of Candidate Title of Paper Name of the Conference Publisher Publication citation ISSN, ISBN, Vol. No., Issue, pp
1 1JS12LVS01 ABHISHEK C S “Design & Verification of Asynchronous AHB Bus Interface in a Multi Clock Domain Graphics System” National Conference on VLSI Signal and Image Processing ECE, JSSATE, Bangalore. 22nd – 23rd August 2014
2 1JS12LVS02 AJAY J Roll Autopilot Design with Fault Analysis Using Kalman Filter National Conference on VLSI Signal and Image Processing ECE, JSSATE, Bangalore. 22nd – 23rd August 2014
3 1JS12LVS03 AJITH K P Approximately linear phase digital filter bank with FRM technique National Conference on VLSI Signal and Image Processing ECE, JSSATE, Bangalore. 22nd – 23rd August 2014
4 1JS12LVS04 ANANTHA M Implementation of QRS Detector Based on Adaptive Threshold Tech. National Conference on VLSI Signal and Image Processing ECE, JSSATE, Bangalore. 22nd – 23rd August 2014
5 1JS12LVS05 ARPITHA B V Hardware Implementation of Palm Recognition Using SMDWT National Conference on VLSI Signal and Image Processing ECE, JSSATE, Bangalore. 22nd – 23rd August 2014